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Abstract
This thesis describes the design, construction, and testing of a radio frequency signal
source for generating rapidly changing frequencies in a repeatable and phase continuous
manner. The radio frequency (RF) signal is generated by a Direct Digital Synthesizer
(DDS) which is controlled by a triggerable microprocessor unit which is itself remotely
programmed through an Ethernet connection. Waveforms generated by the RF source
can be used for direct RF evaporation or RF manipulation of magnetic trapping poten-
tials for ultra-cold atoms on an atom chip. The ultimate objective of the project is to
mix the RF signal with higher frequency carrier waves to generate microwaves for the
manipulation of hyperfine states of ultra-cold atoms of potassium and rubidium.
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1 Introduction
My research project is the design and construction of a radio frequency source for manip-
ulating the internal and external states of ultra cold atoms. The source is to be used to
drive transitions between hyperfine levels and sublevels of 39K, 40K, 41K and 87Rb. These
atoms would be positioned on an atom chip for an experiment, at close enough distances to
current carrying wires that near-field RF and microwave magnetic fields could be used to
manipulate the hyperfine states of these atoms, such as for RF and microwave evaporation,
microwave beam splitting, and interferometry. Atomic interferometry allows for precision
measurements of forces, while the use of an atom chip offers the prospect of miniaturization
and enhancements of RF and microwaves in the near field.
1.1 Atomic Structure
For microwave beam splitting, a particular superposition of internal spin states is desired.
One energy splitting of interest is the hyperfine splitting of the F-levels caused by the
magnetic interaction between the spin of the nucleus and the spin of the valence electron.
When placed in a static magnetic field, the sub-levels |F,mF > will experience a Zeeman
shift, which is the other energy splitting of interest. Neglecting the magnetic moment of
the nucleus, the Hamiltonian for the interaction of an atom with an external magnetic field
is:
H = −−→µ · −→B (1)
where −→µ = ege2me
−→
S is the magnetic moment of the electron, with e being the electron charge
(e = 1.60218 × 10−19 C), ge is the gyromagnetic ratio of the electron (ge = 2.00232), me
is the mass of an electron (me = 9.10938 × 10−31 kg), and −→S is the spin operator for the
electron.
The relevant atomic structure of 40K is illustrated in Figure 1. Depending on the
hyperfine level and sublevel an atom occupies, the atom will either seek high magnetic fields
or low magnetic fields. When in a magnetic trap, the atomic state will be anti-trapped or
trapped, respectively.
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Figure 1: The atomic structure of 40K in a weak magnetic field. Whether
or not an atom is trapped depends on the atom’s spin configuration. The
energy difference between hyperfine manifolds is h¯× 2pi× 1.286 GHz. When
driving transitions between two trapped spin states in the same hyperfine
manifold, we want to use two different microwave magnetic fields. One tran-
sition would be from a trapped to an anti-trapped state, and another from
the anti-trapped state to a different trapped state. This would effectively
prevent atoms from becoming anti-trapped because they would immediately
transition to a trapped state whenever they occupied the anti-trapped state.
Figure adapted from [1].
1.2 Oscillating Magnetic Fields
An oscillating magnetic field can be used to drive transitions between states. Unfortunately,
driving transitions between two specificmF states has the complication that allmF sublevels
within a single F level are evenly spaced. Thus, using a magnetic field oscillating at radio
frequencies to drive transitions between mF sublevels will drive any ∆mF = ±1 transition
within a hyperfine level. As such, a specific transition, say from mF = 9/2 to mF = 7/2
within a single hyperfine manifold, cannot be made without some atoms also occupying
other mF sublevels.
To create a specific superposition of internal spin states, we need to drive transitions
between hyperfine manifolds. The benefit of such transitions is that the energy spacing
between Zeeman sublevels in different hyperfine levels is different for every possible transi-
tion. Thus, coupling only occurs for desired levels when transitioning between F levels. To
drive these transitions, microwave frequencies are needed instead of radio frequencies, as
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the hyperfine splitting is 462 MHz for 39K, 1286 MHz for 40K, 254 MHz for 41K, and 6835
MHz for 87Rb.
1.3 Theory
An atom in a magnetic field has a Hamiltonian described by equation 1. When the magnetic
field is oscillating with linear polarization along the quantization axis (which we set as the
z-axis), and with magnitude Bz and angular frequency ω, then the Hamiltonian becomes
H =
ege
2me
Bz cos(ωt)Sˆz (2)
Pertubation theory yields the energy between spins states. It turns out that the first-
order energy computed from perturbation theory is a very good approximation of the true
energy in the low magnetic field limit. The transition amplitude TF,mF↔F ′,m′F between two
spin states |F,mF > and |F ′,m′F > is
TF,mF↔F ′,m′F =< F,mF |H|F
′,m′F >=
ege
2me
Bz cos(ωt) < F,mF |Sˆz|F ′,m′F > (3)
The effect of Sˆz on a state |F,mf > can determined by expressing |F,mf > in terms
of |I,mI > and |S,mS > basis states, which can be accomplished using Clebsch-Gordan
coefficients. Sˆz|S,mS >= h¯mS |S,mS >, so expressing |F,mf > in this way allows us to
obtain an answer.
Taking F = F ′ = 2, we can calculate the transition amplitudes TmF↔m′F from states mF
to m′F within the F = 2 hyperfine manifold. For the case of linear polarization, however, all
transitions are found to be zero, with the only non-zero elements of < F,mF |H|F ′,m′F >
being found when mF = m′F . These do not refer to transitions, but rather to the energy
differences between states that results from the static Zeeman effect i.e. the Zeeman energy
level shifts just oscillate at the frequency of the oscillating magnetic field:
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< F = 2,mF |Hlinear|F ′ = 2,m′F >=

EmF=2 = h¯
ege
2me
Bz cos(ωt)
EmF=1 =
h¯
2
ege
2me
Bz cos(ωt)
EmF=0 = 0
EmF=−1 = − h¯2 ege2meBz cos(ωt)
EmF=−2 = −h¯ ege2meBz cos(ωt)
(4)
If the magnetic field is circularly polarized, then
−→
B± =
Bxxˆ±iBy yˆ√
2
cos(ωt). Since this is a
circularly polarized magnetic field, Bx = By. Let B± ≡ Bx = By. Under these conditions,
then, the transition amplitudes between two spin states |F,mF > and |F ′,m′F > is
TF=2,mF↔F ′=2,m′F = < F,mF |H|F
′,m′F >
=
1√
2
ege
2me
B± cos(ωt) < F,mF |Sˆx ± iSˆy|F ′,m′F >
=
1√
2
ege
2me
B± cos(ωt) < F,mF |Sˆ±|F ′,m′F > (5)
The transitions that are possible depend upon the direction of polarization. Finding
these transition amplitudes for B+ and F = F ′ = 2 using the same techniques as before
yields the following non-zero transition amplitudes:
TF,mF↔F ′,m′F =

T2→1 = h¯4
ege
2me
Bx,y cos(ωt)
T1→0 = h¯
√
6
8
ege
2me
Bx,y cos(ωt)
T0→−1 = h¯
√
6
8
ege
2me
Bx,y cos(ωt)
T−1→−2 = h¯4
ege
2me
Bx,y cos(ωt)
(6)
For the B- case, the transition directions are reversed:
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TF,mF↔F ′,m′F =

T1→2 = h¯4
ege
2me
Bx,y cos(ωt)
T0→1 = h¯
√
6
8
ege
2me
Bx,y cos(ωt)
T−1→0 = h¯
√
6
8
ege
2me
Bx,y cos(ωt)
T−2→−1 = h¯4
ege
2me
Bx,y cos(ωt)
(7)
These calculations refer only to radio frequency transitions within the F = 2 hyper-
fine manifold. Calculating microwave transitions between hyperfine manifolds, however, is
accomplished using the same techniques. From the transition amplitudes, we can easily
determine the Rabi frequency that our oscillating magnetic field needs to be to drive transi-
tions between these states. Furthermore, by application of Ampere’s law, we can determine
the necessary current through a wire in an atom chip needed to drive a transition for an
atom some variable distance away. This is necessary in understanding the amount of power
and amplification needed for the RF signal.
1.4 Microwave Beamsplitting
Once we have a microwave frequency source capable of creating various superpositions of
internal spin states, a useful application is to then use this source for microwave beam-
splitting. The source could be used to create a superposition of atoms with opposite spins.
An instensity gradient of a far-detuned microwave magnetic field can then be used to drive
these coherent atomic states apart spatially. If the process is driven in reverse after, then
the scheme behaves as a Mach-Zender atom interferometer.
1.5 Evaporation
Another important application for the RF source includes usage for evaporative cooling of
the atoms. Evaporative cooling is the final step to cooling atoms to quantum degeneracy.
The spin state of an atom determines whether the atom will seek to be in higher or lower
magnetic fields. Atoms in low-field seeking spin state will be held within a magnetic trap.
The cooling process works by removing the higher energy atoms. The hotter atoms climb
higher along the walls of the trap potential, to where their Zeeman energy shift is resonant
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with a superimposed oscillating magnetic field. This causes only the higher energy atoms to
spin flip to a high-field seeking state, removing them from the trap. The remaining atoms
in the trap then rethermalize, and the process is repeated. [2]
1.6 Engineering Approach
The physics behind the various manipulation techniques imposes technical requirements
when engineering the source. Rapid frequency sweeps are necessary when manipulating
the internal and external state of the atoms, so the source needs to be sufficiently agile.
Furthermore, changes in frequency need to be phase-continuous to prevent white noise that
could disrupt the state of the atoms. It would also be beneficial if the signals are repeatable
and exactly reproducible. Multiple phase-locked RF frequency sources will be needed in
order drive more than one transition between hyperfine levels at a time and can also be
used to generate circularly polarized oscillating magnetic fields.
One difficulty is that driving transitions between hyperfine manifolds requires a range
span of about 100 MHz at moderate magnetic field strengths, but at microwave frequen-
cies. It is difficult to engineer an agile microwave source with this operational range. To
achieve these frequencies, both an agile RF source and a fixed microwave source need to be
combined.
The rest of the thesis will concern the device design and the results of analyzing the
output of the constructed device. Section 2 will explain the design of the RF source in broad
terms, then discuss in detail the contruction and utilization of the constituent components
of the RF source, which includes a direct digital synthesizer, microprocessor, and additional
circuitry. Section 2 will also discuss mixing the RF source output with a fixed microwave
signal to produce the desired microwave signal. Section 3 considers the performance of the
device by frequency analysis of the output signal.
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2 Design
To perform frequency sweeps in the range required for microwave manipulation, it was
necessary to create a radio frequency source that can operate within the needed frequency
range. The output of this source can then be mixed with a constant microwave frequency
source such that adjusting the frequency of the RF signal will adjust the frequency of the
output signal from the mixing apparatus. The resulting signal can therefore be produced
and altered within the required range of frequencies. The creation of a precise and agile
variable frequency RF source is much simpler than the creation of a variable microwave
frequency source, which is why this mixing setup will be employed. Alternatively, the RF
frequency source can be multiplied up into the microwave range.
2.1 Radio Frequency Source
The desired radio frequencies are generated using direct digital synthesis (DDS). DDS
devices can output analog sine wave signals with designated frequencies and many such
products include the ability to have the signal ramp through a designated range of frequen-
cies. The benefits of DDS include high precision and stability as well as phase-continuous
frequency changes. Because DDS works by first creating signals digitally before being con-
verted to an analog signal, the behavior of the DDS output is highly reproducible. Frequency
sweeps can be set to occur over almost any given time frame, and the DDS can potentially be
swiftly reprogrammed. Using a DDS to generate an RF signal is significantly cheaper than
existing comercial alternatives, and possibly performs better. Some DDS devices, including
ones in the lab, also allow the phase and amplitude of the signal to be manipulated.
The lab has five Analog Devices DDS devices: three part number AD9854 and two part
number AD9910. In fact, over the summer as part of the REU program, I have already
set up an AD9854 as a prototype radio frequency source. The AD9854 is programmed
through a microprocessor controller, with sweep parameters sent to the microprocessor
from a computer through an Ethernet connection. The microprocessor is set up to program
sweeps to the DDS after receiving a trigger. The trigger will be sent from a sequencer that
will be used to generate all the timing signals in the experiments. This design concept is
9
outlined in Figure 2.
Unfortunately, the AD9854 can only be clocked up to 300 MSPS (Mega Samples Per
Second) and as such cannot output frequencies above the Nyquist frequency of 150 MHz.
In fact, due to the digitization of the signal, using the AD9854 becomes unreliable for many
applications for frequencies above a few tens of MHz. Because of its relatively small range
of useful frequencies, the prototype is not particularly suitable for microwave manipulation,
though it could still be used for other applications such as evaporative cooling or as a generic
variable signal source.
Figure 2: Concept diagram outlining design for RF source. A computer
programs the sweep specifications into the microprocessor over an Ethernet
connection. When triggered, the microprocessor programs the sweep into
the DDS.
The newer AD9910 model is capable of being clocked up to 1 GSPS and as such has a
more suitable output frequency range (from 0 Hz up to 400 MHz after filtering) for driving
transitions between hyperfine levels when combined with a microwave carrier. Work this
past year has as such consisted of setting up a radio frequency source employing the AD9910,
but in a similar fashion to the AD9854 prototype. Again, users will send sweep data to the
microprocessor over an Ethernet connection which will in turn be sent to the DDS based
on an external TTL trigger.
The microprocessor used is a RCM 3200 RabbitCore module from Rabbit Semiconduc-
tors. The RabbitCore is programmed in a language called Dynamic C, which is similar to
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C but has additional functions, including functions for digital I/O and Ethernet communi-
cation. The microprocessor programs the DDS using digital I/O lines.
One advantage of using the microprocessor is the Ethernet connection. Once multiple
sources have been created, a user will be able to program them all from a single computer
by connecting through the network. This is far more convenient than programming each
source individually.
Some additional circuitry is used to connect the microprocessor and the DDS. For ex-
ample, all digital lines have been optically isolated from the DDS to prevent ground loop
noise causing uncontrolled effects on the experimental sample. Furthermore, construction
has begun of circuitry consisting of registers and counters that will store the instructions
sent from the microprocessor to help prevent timing jitter caused by frequency and phase
mismatch of the RabbitCore clock with the trigger and the DDS sampling clock. The reg-
ister circuitry could also be used to speed up the time it takes to program the DDS after a
trigger is received: unaided, the Rabbit takes just over 2 ms to program the DDS, but this
same programming process would take about 15 µs if a 10 MHz signal was used to clock
the serial data transfer.
2.2 DDS Setup
The lab’s AD9910 was already mounted on an evaluation board by Analog Devices, so
relatively little setup was required. Nonetheless, the board still required a power source and
a reference clock. Also, additional modification of the evaluation board proved necessary
to use the DDS’s phase-locked loop (PLL) multiplier and the evaluation board’s filters.
Powering the DDS requires both 1.8 V and 3.3 V power sources. Analog and digital
components have separate power lines and grounds to suppress noise on the analog lines.
Additionally, the evaluation board has optional USB interface circuitry that requires an
extra 3.3 V power line and ground. As such, the evaluation board has 5 separate power
lines and 3 ground lines: 1.8 V digital power, 3.3 V digital power, 1.8 V analog power, 3.3
V analog, power, 3.3 V USB power, and separate grounds for the digital, analog, and USB
circuitry. Thus, it was necessary to construct regulator circuits to supply all of these power
lines, with each power line having its own devoted regulator. Figure 3 shows a diagram of
11
the regulator circuits.
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Figure 3: A diagram of all of the regulator circuits. The regulators are
powered using 7 V DC sources. Two separate sources are used (marked A
and B in the diagram) so that the Rabbit microprocessor and the DDS have
separate grounds.
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The reference clock for the DDS can be supplied using a 25 MHz crystal oscillator
attached to the evaluation board or can be supplied from an external source (depending on
the setting of jumper W7 of the evaluation board). Additionally, an external reference clock
can be multiplied by the DDS to obtain a higher system clock frequency. Any externally
provided reference clock signal should have a peak-to-peak amplitude between 50 and 1000
mV and it was found that the DDS did not operate reliably at system clock frequencies
below 50 MHz.
For early testing, we used a system clock of 50 MHz provided directly from a DE2
FPGA development kit by Altera Corporation. For practical usage, the DDS will use a
1 GHz system clock frequency, provided via a stable 10 MHz clock signal multiplied by a
factor of 100 using an onboard phase-lock loop (PLL) multiplier. Later testing used the
latter setup.
Figure 4: Although the AD9910 included a phase-lock loop multiplier, an
external loop filter is required to make use of the PLL, connected to the
AD9910 through the PLL LOOP FILTER pin. The values of R1, C1, and
C2 are determined by the desired open-loop bandwidth and phase margin
of the PLL, as well as the multiplication factor N, the gain of the VCO, and
the programmed value of the charge pump current. Figure adapted from [3].
Use of the DDS’s PLL multiplier requires an external loop filter, the design of which is
shown in Figure 4. The capacitance and resistance values in this loop are determined by the
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desired open-loop bandwidth and phase margin of the PLL, with equations for these values
provided in the DDS manual. Although there is a location on the evaluation board for these
capacitors and resistor, these parts were not included by Analog Devices to give the end-
user more flexibility. As such, the board needed to be modified by soldering the required
surface-mount parts to the board. With a multiplication factor of 100, capacitances of C1
= 2.2 nF and C2 = 330 pF and a resistance of R1 = 680 Ω were used, which approximately
corresponds to an open-loop bandwidth of 300 MHz and a phase margin of 50◦.
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Figure 5: The AD9910 evaluation board includes a 400 MHz low pass filter,
the design of which is shown in the diagram above. A user of the DDS
can obtain the output signal from either the filtered output jumper (shown
above), or can obtain the unfiltered signal from a different jumper on the
board (not shown in the above diagram). Figure adapted from [4].
A 400 MHz 4th order LC low pass filter is included on the evaluation board. A sample of
the evaluation board schematic is shown in Figure 5 to show the design of the low pass filter
the board employs. This circuitry was initially not properly connected on the evaluation
board and a single wire connection also had to be soldered to the board to make use of the
filter.
2.3 General DDS Operation
The DDS can be operated using 20 and 40 pin headers mounted on the evaluation board.
The pins needed to make the DDS perform sweeps are listed in Table 1, along with their
functions. Of particular importance are the SDIO and SCLK pins, which are used for serial
communication with the DDS. While the AD9910 does have a parallel I/O feature, this
cannot be used with the digital ramp generator and is as such not useful for this project.
Thus, the DDS is programmed using serial I/O.
Serial I/O consists of setting a logic value to SDIO and then toggling SCLK to store
the logic value of SDIO in the DDS. Multiple bits and bytes can be stored in the DDS
over multiple ticks on SCLK. As a default, the DDS expects to receive the most significant
bit of a byte first, although this can be reprogrammed. Programming the DDS consists
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of storing binary values in the various internal registers of the chip. The values in these
registers set various control or output parameters, such as the output signal’s frequency or
the multiplication factor of the PLL.
The first step in programming a register is to serially send that register’s address to
the DDS. The address consists of a single byte, and the hexadecimal values of a particular
register’s address can be looked up in the AD9910 manual. After an address is sent to the
DDS, the DDS then expects to receive a particular number of bytes to be stored in the
selected register. The number of bytes the DDS expects depends on the register, and this
number can again be looked up in the AD9910. Thus, a communication cycle with the
DDS consists of sending a register address to the DDS, then sending the DDS the values
you want to store in that register. After all expected bytes are received by the DDS, the
communication cycle starts again and the DDS expects to next receive an address byte. An
example of a communication cycle is shown in Figure 6.
Figure 6: An example of a DDS communication cycle. During serial commu-
nication, on a rising edge of SCLK, the DDS stores the value of SDIO into
I/O buffers. The first part of a communication cycle, the instruction cycle,
consists of sending a byte containing a register address. The second part,
the data transfer cycle, consists of sending bits to be stored in the register
selected during the instruction cycle. Once the number of bytes expected
for the chosen register is sent to the DDS, the DDS resets to the instruction
cycle and waits to receive another address byte. The chip select pin (CS or
CSB) must be set to logic low for any serial communication to occur. Figure
adapted from [3].
A few other pins are used to program the AD9910’s registers. The chip select pin CSB
must always be set to logic low for any serial communication to occur. In case a data
transfer fails, the communication cycle can be aborted and reset by toggling the I/O reset
pin. It’s also worth noting that using SDIO and SCLK will only store values in I/O buffers.
Toggling the I/O update pin or changing the selected profile with the profile select pins
(P 0, P 1, and P 2) will transfer the contents of the I/O buffers into the internal registers,
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in effect finalizing the programming process.
Pin Name Description
SDIO The logic value on this pin is used for serial I/O. A rising
edge on SCLK transfers the logic value of this pin to the I/O
buffers.
SCLK This pin provides the serial I/O clock. A rising edge on this
pin stores the logic value of SDIO in the I/O buffers.
IO UPDATE A logic high transfers the contents of the I/O buffers to the
internal registers.
IO RESET Restarts the serial I/O communication cycle in case of failure.
CSB The chip select pin. A logic low allows the DDS to detect
serial input, whereas a logic high causes the DDS to ignore
serial input.
DRHOLD A logic high causes the digital ramp generator to stall in its
present state until logic low is asserted.
DR CTL Controls the slope polarity of the digital ramp generator. A
logic low will cause a downwards sweep, and a logic high
causes an upward sweep.
OSK A logic high enables output shift keying, which can sweep
or switch the output amplitude between zero and the pro-
grammed amplitude scale.
RESET The master reset pin. A logic high resets all memory elements
and sets registers to default values.
EXT PWR DWN A logic high initiates the programmed power down mode.
P 0, P 1, P 2 The profile select pins. The logic values of these three pins
select one of the eight phase/frequency profiles. Furthermore,
a change of logic values on these pins transfers the contents
of the I/O buffers to the internal registers, like a logic high
on IO UPDATE.
Table 1: A list of useful pins and their descriptions. This table is reproduced from reference
[3].
2.4 Sweep Programming
Having covered the general operation of the DDS, it is time to discuss how to actually
use the DDS to produce frequency sweeps. Before getting into the specifics, though, when
powered up, the DDS needs to have a few settings altered. The ramp limit registers (address
0x0B) do not have default values and appear to retain their previously programmed values
even when the DDS is powered down. As such, the ramp limit registers should first be
zeroed out to prevent the old limits being used when the DDS is switched to digital ramp
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mode.
It may also be preferable to set the digital ramp rate registers (address 0x0D) at this
point. The digital ramp rate registers control how often the digital ramp generator’s ac-
cumulator is updated, where updates to the accumulator alter the output frequency of the
DDS by a set amount. Smaller ramp rates decreasing the time between updates. Selecting
the smallest possible ramp rates will maximize the time resolution of the sweep. The exact
time between accumalator updates is given by the following formula from the manual:
∆t =
4P
fsysclk
(8)
where P is the value stored in the register and fsysclk is the frequency of the reference clock.
Additionally, the control function registers (addresses 0x00, 0x01, and 0x02) need to be
changed from their default values. In particular, the bits of these control registers should
be set so that digital ramp mode is enabled and the input divider is bypassed. If using the
PLL multiplier, then it needs to be enabled, and the appropriate VCO needs to be selected
(VCO5 for multiplication up to 1 GHz), and the multiplying factor N needs to be set. All
of the parameters relevant to the PLL are controlled by bits in the third control function
register.
There are three signal parameters that the AD9910 can ramp: frequency, phase, and
amplitude. Which parameter is being ramped is controlled by the digital ramp destination
bits in control function register 2. By default, frequency is ramped (although ramping
amplitude could be a useful future function). Testing has always involved only frequency
ramps, but programming amplitude sweeps is just as easy as programming frequency sweeps.
The only major difference is that the ramp limits when using amplitude are less precise than
with frequency and so extra dummy bits need to be sent to the registers when performing
amplitude sweeps.
The parameter selected by the digital destination bits is controlled by the digital ramp
generator when digital ramp mode is enabled. The other two parameters would be controlled
by the selected single tone profile. Therefore, when performing a frequency sweep, a profile
should be selected and programmed so that it gives the desired phase and amplitude scale
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to the output signal. Again, this profile should ideally be programmed when the DDS is
powered up (I typically select and program single tone profile 0, address 0x0E). Note that
the amplitude scale has a 14-bit resolution and can be found using the equation
Amplitude Scale =
ASF
214
(9)
which gives the fraction of the full scale amplitude that will be output, and where ASF
refers to the 14-bit programmable amplitude scale factor. The phase adjustment can be
found using
∆θ = 2pi
POW
216
(10)
which gives the phase adjustment in radians as a function of the 16-bit programmable phase
offset word (POW).
Once these initial settings have been assigned, the DDS is ready to perform a sweep.
Only two registers now need to be set to do this. First, the digital ramp step size register
(address 0x0D) needs to be set. The digital ramp step size register controls the amount
the output frequency is increased each time the accumulator updates. In the direction of
the sweep, the value of the ramp size is based upon the amount of time the end-user wants
the sweep to take. In the direction opposite the sweep, the value of the ramp size is set to
maximum, which should cause the digital ramp to snap to the ramp limit in a single tick of
the DDS clock and prevent ramping through undesired frequencies in the wrong direction.
The size of a frequency step based on the contents of the digital ramp step size register is
determined by the following formula:
Frequency Step =
M
232
× fsysclk (11)
Where M is the value stored in the register and fsysclk is the frequency of the DDS system
clock.
After the step size is sent to the DDS, the digital ramp limit register (address 0x0B)
needs to be set. This register sets the upper and lower bounds of a ramp. Thus, this
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register is used to determine the start and finish of a sweep. When frequency is the digital
destination, the values programmed into this register should be the frequency tuning words
(FTW) of the limit frequencies. An FTW is determined using the following equation:
Output Frequency =
FTW
232
× fsysclk (12)
An FTW of 231 is effectively the maximum FTW. If the FTW is set above 231, the DDS
will not produce a coherent signal.
After the step size and limit registers have been programmed, the IO UPDATE pin
should be toggled so that these changes take effect. The DRCTL pin should then be set to
create a sweep from one limit to the other, in the appropriate direction.
2.5 Microprocessor
The algorithm to program the DDS is described above. This algorithm is performed by the
RCM 3200 Rabbitcore microprocessor to program a single sweep when it receives a trigger.
The program run by the Rabbit microprocessor for sweep generation was adapted from an
older program used for the same purpose with the AD9854. The functions concerned with
communicating with the DDS had to be revised significantly from the older version, whereas
the algorithms that managed Ethernet communication and data storage were relatively
unaltered.
I will now outline the sweep generation program run by the microprocessor. I should
note that I have only written programs that perform frequency sweeps or generate constant
frequencies as well as various small test programs. It should, however, be easy to expand
these programs to perform more tasks. Since it is of critical importance to my project, I
will limit my programming discussion to the frequency sweep program.
The binary values that set up a sweep on the DDS are to be determined by a computer
side program and then sent to the microprocessor over an Ethernet connection. These
sweep parameters are queued up in a static array that is emptied as triggers are received.
Note that the number of sweeps that can be queued is limited, as such. The microprocessor
program was written so that the Rabbit could only listen for the trigger or the Ethernet
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connection and not both at once. As such, currently a user needs to program desired sweeps
into the Rabbit, tell the Rabbit to listen for sweeps, and then wait until all sweeps queued
in the Rabbit have been programmed into the DDS.
Data sent to the Rabbit over the Ethernet connection needs to follow a specific format.
A byte sent to the Rabbit is interpreted as a command which, depending on the byte’s
value, tells the Rabbit to receive and store data for a sweep, to clear all current sweeps from
its storage array, to forcibly restart the DDS and restore hard-coded default settings, or
to switch to listening for the trigger. More commands can be written as necessary though
these four have proven sufficient.
When the Rabbit receives a command to store another sweep, the Rabbit will attempt
to receive another 13 bytes over the Ethernet connection. These bytes need to be sent in a
specific order, with the first byte indicating sweep direction (a zero for a sweep from low to
high, otherwise a sweep from high to low), the next four need to be the FTW for the higher
frequency limit, the next four are the FTW of the lower frequency, and the next four are
the digital ramp step size.
It is important that any computer-side program that communicates with the Rabbit
perform all tuning word calculations prior to sending the data to the Rabbit. The primary
reason for this is that the Rabbit’s precision is relatively limited. A simple GUI for this
purpose has been written. The GUI takes the frequency sweep limits and the time duration
of the sweep and sends the necessary binary values to the Rabbit. This GUI, made using
LabWindows, is as simple a program as possible and was meant to be used primarily for
testing. Further expanding the functions of the GUI and the Rabbit program should be
straight forward for a competent programmer. At present, the code does allow the Rabbit
to program the DDS to generate a variety of sweeps, as required.
2.6 Optocouplers
While I have discussed the programming of the Rabbit microprocessor, I have not yet
discussed any circuitry. Like the DDS, the Rabbit needs a power source. Specifically, the
Rabbit requires a 3.3 V power source, which is provided through a corresponding regulator
(again, refer to Figure 3 for the circuit diagram).
22
Other circuitry beyond the power regulators usually try to mitigate problems associ-
ated with using the Rabbit. One such problem is the possibility of ground loop noise, as
mentioned previously. Atoms on an atom chip are very sensitive to any electrical noise
such as in a ground loop, so isolating the ground of the DDS is vital. Since there is not a
convenient way to optically isolate Ethernet lines, the Rabbit has to be directly connected
to a PC with which it shares a ground. The voltage of the PC is not something we can
control, so the DDS must be optically isolated from the microprocessor. Digital I/O with
the microprocessor occurs through a variety of pins on the microprocessor, but each pin
used on the microprocessor is connected to an optocoupler which is in turn connected to
the pins on the AD9910. The optocouplers work by converting the digital signal from the
microprocessor into a light pulse that is received by a photodiode and converted back to a
digital signal. As such, the microprocessor and DDS are not directly connected and do not
share grounds or a common power supply, preventing the possibility of ground-loop noise.
Figure 7 shows the circuit layout of a single optocoupler. The only other element that might
introduce ground loop noise is the reference clock. For flexibility, the reference clock is not
hard wired into the rest of the device but is rather supplied externally. If the reference
clock is powered by the same power source as the DDS, then it should not be a source of
ground loop noise. If, however, the reference clock requires a different power source, then
additional optocoupling may be necessary. While optocouplers are easily fast enough to
transmit data under the Rabbit’s clock, the optocouplers can only transmit a signal up to
about 10 MHz. As such, if the external clock is optocoupled, then the performance of the
optocouplers will likely set an upper limit on the usable clock speeds.
2.7 Register Board
Another problem associated with the Rabbit microprocessor is its relative slowness. The
time required to program the DDS by the Rabbit is on the order of a couple of milliseconds,
and as such there is a relatively large programming delay between when the Rabbit is trig-
gered and when the DDS performs a sweep. Furthermore, there is significant trigger jitter
when triggering the Rabbit that makes operating the DDS signal timing less repeatable.
Ideally the source would be programmed after the trigger with minimal delay and jitter.
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Figure 7: A diagram of the circuit layout of an optocoupler connecting a
Rabbit output pin to a DDS input pin. The optocoupler accepts an input
signal from the Rabbit microprocessor through the optocoupler’s anode, A,
and transmits this as a light pulse to a photodiode, and the signal is then
output from VO, inverted. The optocoupler’s cathode, C, needs to be con-
nected to the same ground as the Rabbit. The optocoupler uses a 5 V voltage
supply, with a pull-up resistor of resistance R = 200 Ω connecting the output
VO of the optocoupler to the voltage supply. There is also a bypass capaci-
tor of capacitance C = 0.1 µF attached between the supply voltage pin and
ground pin of the optocoupler. The output signal is put through an inverter
before being sent to the DDS so that programming of the Rabbit need not
be done using inverted logic.
The reason for the delay and jitter is that microprocessors usually require multiple clock
cycles to perform an instruction. Thus, bits are sent to the DDS at a rate significantly below
the microprocessor’s clock speed, while extra time is needed for the Rabbit to process that
a sweep has occurred. A simple digital circuit, on the other hand, can be made to send a
bit in a single clock tick, and can respond almost immediately to triggering.
To address the jitter and programming delay problems, construction has begun of a
“register board” that holds sweep data in various registers. The data in the registers can be
clocked in by the Rabbit prior to a trigger. When a trigger is received, the contents of the
registers are clocked into the DDS using the fast and reliable DDS clock, rather than the
relatively slow and unreliable Rabbit. The currently planned setup is displayed in Figure
8. Unfortunately, the register board has not been fully built, the plans are included here as
they will still prove useful if someone else needs to finish the construction.
24
Figure 8: A diagram of the planned register circuitry. The Rabbit will use
a control pin with digital logic circuitry to switch between clocking sweep
data into one set of shift registers or another, while the other register can
be clocked into the DDS using a “fast clock,” which will likely be a 10 MHz
oscillator. The fast clock is only used when a trigger is sent to the board,
resetting the counter to a value hardwired onto the parallel inputs (probably
144 since programming a DDS sweep requires 144 bits). The counter will
then allow the fast clock to clock in a sweep and then cut off the fast clock’s
connection to the SCLK pin and the register boards after the hardwired
number of clock ticks have passed. The Rabbit can detect when a sweep has
been programmed into the DDS and can switch which register board the
fast clock is clocking by using the control pin once the Rabbit has finished
programming the next sweep into a register set. Note that this design may
change as various components are constructed and tested.
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Note that minor changes to the design in Figure 8 may prove necessary. In the current
plan, the counter cuts off the fast clock’s connection to the SCLK pin when the counter
hits zero. Instead, it may be necessary that a 5 (for example) or lower on the counter will
cause control to be cut off, with the last few ticks before the counter hits zero being used to
manipulate the I/O update pin and the DRCTL pins on the DDS. This would be done by
using logic gates to determine the behavior of these pins based on the counter output. It’s
not clear whether or not this change will be needed, but it’s a relatively minor difference in
design from the plan displayed in Figure 8. As the register board is still being constructed,
the final design may vary in minor ways from the initial plans, especially as individual
components of the circuitry are tested.
To make use of the register board, the Rabbit microprocessor will need to be repro-
grammed, though the changes should not be too significant. A few more optocouplers may
be needed for extra connections from the Rabbit. It’s currently planned to set up the Rabbit
so that a user can easily switch between using the register board or not using the register
board, where the benefit in not using the register board would be that programming would
be slightly easier and older programs could still be used.
2.8 Microwave Mixing
As mentioned previously, this radio frequency source will in turn be mixed with a stable
microwave frequency source. The microwave source will output a constant frequency near
460 MHz, 1.3 GHz, or 6.8 GHz depending on the atom being used (although we may just
frequency double to get 460 MHz). Conventional mixing works by multiplying the two in-
put singals together. A single sideband modulator mixer can mix signals while suppressing
unwanted harmonics that occur from the signal multiplication. This would leave the mixed
output having a primary frequency component that is the sum of the RF and microwave
frequencies. The resulting mixed signal will be filtered further of undesired frequency com-
ponents, amplified, and then sent to the atom chip where the atoms are trapped. Figure 9
illustrates the design of the microwave mixing apparatus using a block diagram.
26
Figure 9: Concept Diagram Outlining Design for Microwave Mixing Appa-
ratus. The output signal of the RF source is mixed with a fixed microwave
frequency source. Potential fixed microwave frequencies include 460 MHz,
1.3 GHz, and 6.8 GHz. After mixing, the signal is filtered and amplified,
then sent to the atom chip.
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3 Results
Over these past two semesters, I have built the circuitry that connects the RabbitCore to
the AD9910, such as the circuitry that optically isolates the digital lines and the power
regulators. I have started the construction of register circuitry to improve the device’s
response to triggering. Indeed, apart from the register circuitry and microwave mixing, all
circuitry associated with the DDS has been completed, debugged, and tested. Figure 10
shows the finished circuits.
Figure 10: A picture of circuitry that has been built, excluding the unfinished
register circuits.
I have also reprogrammed the sweep generation programs to work with the AD9910. The
final program has no known problems associated with Ethernet communication or sweep
storage. Testing suggests that the program can generate consecutive sweeps in any direction
from any reasonable limits with no problems yet noticed for this version.
It is important to characterize the output signal generated by the DDS. It is not easy
to analyze the quality of the sweeps. At best one can check with an oscilloscope that
sweeps are performed over the right range of frequencies and over the right amount of time.
An example of a sweep is show in Figure 11. A static frequency, however, can be easily
analyzed by making use of the fast Fourier transform function available on oscilloscopes. Of
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particular interest are the higher output frequencies since the digitization effects are more
pronounced.
Figure 11: Oscilloscope picture of a sweep from 500 kHz to 100 kHz. To
illustrate the sweep process, the step frequency was set at 100 MHz and
the time step between accumulator updates was set to 10 µs. Thus, the
signal starts a ramp at 500 kHz, jumps down to 400 kHz, and after 10
µs jumps down to 300 kHz, and so forth until the output is at 100 kHz.
Usually, individual frequency steps cannot be discerned because the time step
between accumulator updates is minimal. This figure is meant to illustrate
how the DDS digitally produces sweeps. In practice, changes in frequency
will be much smaller the 100 kHz, probably on the order of a few Hertz,
making the sweep far closer to continuous.
Figure 12 shows an example of a highly digitized signal. We want to know how high
the output frequency can go while still being pure enough to be useful. Also, while the
evaluation board includes filtering circuitry, we want to evaluate whether more filtering is
necessary.
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Figure 12: Oscilloscope picture of a noticeably digitized signal. The closer
the frequency of the output signal is to the reference frequency of the DDS,
the more pronouced the digitization of the output signal is, revealing the
piecewise construction of the sine waves. This picture was taken using a
50 MHz reference frequency with an output frequency of 5 MHz, which is
why a period consists of 10 voltage steps. This particular output signal
was taken from the unfiltered output of the evaluation board and so does
not characterize the filter performance. In practice, output signals from the
DDS will not have this pronounced digitization because the reference clock
will be faster and filtering will be used.
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3.1 Spectrum Analysis
I used a spectrum analyzer (Agilent model E4405B) to characterize the output signals with
frequencies of 10 MHz, 30 MHz, 100 MHz, 200 MHz, 300 MHz and 400 MHz. The data
from the spectrum analyzer are displayed in Figures 13, 14, 15, 16, 17, and 18. While it
seems that there are some additional frequency components to these output signals, these
extra components are relatively small and hopefully will not require additional filtering.
Few extra harmonics exceed -60 dBm. The most noticeable exception to this is that the 400
MHz signal has a -40 dBm peak at 600 MHz, suggesting that the filtering is less effective
when the output is increased up to 400 MHz. This is not too surprising, as the filter is a
400 MHz lowpass filter. Overall, the filter performs fairly well at frequencies significantly
below 400 MHz.
Figure 13: Spectrum analysis of 10 MHz output signal. Extra harmonics
are observed at 10 MHz intervals, but are heavily surpressed. Peaks at zero
occur because an infinite amount of time would be needed to exclude possible
low frequency components of the signal. The zero peaks seen in this figure
and others are not, as such, indicative of any DC artifact.
31
Figure 14: Spectrum analysis of 30 MHz output signal. Like with the 10
MHz signal, there are extra harmonics found with the 30 MHz at frequencies
that are multiples of 10 MHz. Again, these never exceed -50 dBm.
Figure 15: Spectrum analysis of 100 MHz output signal. While all noise is
still heavily surpressed, the signal seems to have more noise in the 0 to 200
MHz range, with noticeable sidebands at 50, 150, and 200 MHz.
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Figure 16: Spectrum analysis of 200 MHz output signal. While not excep-
tional, there is noise in the 0 to 200 MHz range and to a lesser extent in the
200 MHz to 400 MHz range. The most notable sidebands are at 100 MHz
and 400 MHz.
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Figure 17: Spectrum analysis of 300 MHz output signal. There do not
appear to be any exceptional examples of noise , with noise appearing level
at -60 dBm.
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Figure 18: Spectrum analysis of 400 MHz output signal. This is the noisiest
signal that was analyzed, with noticeable background noise around the 400
MHz peak. There is also noise scattered in the 0 to 400 MHz range, with the
notable sideband at 200 MHz. The signal also has a 600 MHz component
that is the least suppressed extra harmonic of all the signals analyzed.
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3.2 Line Width
Data was also taken concerning the line width of a peak. The spectrum analyzer was used
to take data while systematically zooming in on the main peak of both a 10 MHz signal and
300 MHz signal. The results are displayed in Figures 19, 20, 21, 22, 23, 24, 25, 26, and 27.
These plots suggest that the line width is thin for both low and high frequency outputs.
Analysis of the 10 MHz signal is meant to characterize the line width at lower frequencies.
Background noise is noticeable but relatively low. The background noise observed in the
9.95 to 10.05 MHz range has about 70 dBm of suppression. At the 9.99 to 10.01 MHz
range, the background noise is much more significant, though with still about 60 dBm of
suppression.
Figure 19: 10 MHz peak viewed from 9 MHz to 11 MHz. There’s not
background noise that’s noticeable at this range. The background noise
that is observable ranges from about 9.8 to 10.2 MHz and is suppressed by
about -75 dBm.
Analysis of the 300 MHz signal is meant to characterize the line width at higher frequen-
cies. Background noise is more prevalent at this higher frequency, but it is still suppressed
by approximately 50 dBm or more.
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Figure 20: 10 MHz peak viewed from 9.9 MHz to 10.1 MHz. Background
noise is slightly more pronouced, particularly in the range from 9.96 to 10.04
MHz, though still sees at least 70 dBm of supression.
Figure 21: 10 MHz peak viewed from 9.95 MHz to 10.05 MHz. While still
seeing suppression of 70 dBm or more, the effect of background noise is
clearly visible in the 9.97 to 10.03 range.
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Figure 22: 10 MHz peak viewed from 9.99 MHz to 10.01 MHz. At this
relatively close range, background noise is only seen to be suppressed by
about 60 dBm.
Figure 23: 300 MHz peak viewed from 290 MHz to 300 MHz. There appears
to be a little bit of extra noise from 290 to 300 MHz, though not much above
-65 dBm.
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Figure 24: 300 MHz peak viewed from 295 MHz to 305 MHz. At this range,
there seems to be some background noise from about 298 to 302 MHz, though
it’s not very significant.
Figure 25: 300 MHz peak viewed from 299 MHz to 301 MHz. Unlike with
the previous peak plots, there is a very noticeable background noise at 299.5
to 300.5, supressed by only about 50 dBm.
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Figure 26: 300 MHz peak viewed from 299.5 MHz to 300.5 MHz. Again, the
background noise is at about -50 dBm except at the very edges of the plot
range, and the noise is present throughout the entire range of the plot.
Figure 27: 300 MHz peak viewed from 299.9 MHz to 300.1 MHz. Background
noise still peaks at about -50 dBm.
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4 Conclusion
The creation of a radio frequency source for ultra-cold atom manipulation has been largely
completed and can rapidly perform sweeps in the range of 0 to 400 MHz. A circuit composed
of logic gates and shift registers has been designed, which is meant to improve the timing
performance of the device, though unfortunately construction of this circuitry has only just
begun. Nonetheless, the device should in theory be able to be used for driving transitions
between hyperfine levels, with applications for interferometry. Other applications of the
device include use for RF evaporation and as a generic signal source.
Further work on this project includes the completion of the registry circuitry. Reducing
the time delay and jitter associated with the trigger is important for repeatable experiments.
Programming could also be expanded, as manipulating the frequency of output signals
was the primary focus of this project. Of particular interest are features such as output
shift keying and amplitude sweeps. Most importantly, the device needs to be thoroughly
tested with a single sideband modulator mixer to test whether the device will be useful for
microwave manipulation of atoms.
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